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 Abstract 
The CMOS technology has encountered its limitations owing to aggressive scaling of the device 
feature size to improve circuit performance in the sub-wavelength lithography regime. Many new 
devices have been introduced in the beyond-Moore era. The FinFETs have been proposed for 
promising solution as a strong candidate for sub-32nm technology CMOS devices because of 
excellent immunity to short channel effect (SCE), low leakage current, high driving controllability 
and high output resistance. Moreover, the FinFET manufacturing process is compatible with the 
current CMOS process.  
The FinFETs comprise a fin-shaped body perpendicular to the wafer surface to carry the current. 
The fin is surrounded by the front and back gates or by a single gate, and its thickness is very small to 
geometrically minimize the short channel effect. Therefore, the small change in the thickness of the 
fin body has a significant effect on the electrical properties. The total width of the single-fin FinFET is 
fixed by the fin height (Hfin), discrete number of multi-fins structure is then used to generate wider (or 
stronger) devices. The driving current increases in the multiple fins but the capacitive coupling effects 
between neighboring fins will happen.  
The nature of 3-D fin structure is a good solution in terms of scaling down geometry and providing 
high driving currents. However, the 3-D fins structure inherently susceptible to geometry variations 
which result in inaccurate estimation of device property. Therefore, accurate but simple modeling 
approaches are required to identify the electrical property changes due to the 3D geometry variation of 
the FinFETs. In this thesis, the simple and accurate models are presented that can explain the property 
of FinFET by two 3D structural variations; 
First, the fin body thickness (Tsi) of the FinFET has a substantial effect on the device leakage, 
threshold voltage, and on-current variations. A number of TCAD (technology computer aided design) 
simulations of a double-gate SOI (silicon on insulator) FinFET structure with varying Tsi are 
performed and analyzed. The four different types of fin thickness variation models are designed to 
analyze the effect of Tsi variations on the device properties. It is shown that the conventional FinFET 
threshold voltage estimation method is not applicable in these cases of Tsi variation. Therefore, the 
additional threshold voltage estimation model is proposed to understand the Ion and Ioff variations 
owing to the fin body thickness variation along the gate channel. Also, the effects of the fin body 
variations on the inverter performance are analyzed by modulating the threshold voltage of the 
FinFET using the BSIM models. 
The simple and accurate Vth variation models are proposed to estimate the Ion and Ioff variations 
owing to the source-side Tsi variations. The proposed models match well with the simulation results, 
 with errors less than 1.3% in Ion and 4.8% in Ioff. The analysis results indicate that Ion increases when 
the drain-side thickness increases and Ioff is reduced when the source-side thickness decreases. The 
optimal gate fin shape for achieving a higher operation speed with reduced leakage is obtained. This 
modified FinFET circuit configuration achieves leakage power savings of up to 30% and a penalty in 
delay by 1%.   
Second, the capacitance of the multi-fins FinFET depends on its structural and electrical 
characteristics. The device structure of the 32nm single gate multi-fins FinFET used to analyzed 
coupling capacitance for fin pitch (Pfin) and fin height (Hfin) variations. The coupling capacitance 
models of the multi-fins FinFET for fin pitch and fin height variations are proposed by using TCAD 
simulations. The proposed models are included in the circuit level verification by using of multi-fins 
FinFET inverters. These coupling capacitance models can be used to predict the transfer and input 
characteristics of the transistors, making the proposed models very useful for circuit design. 
There are significant effects by coupling capacitance when pitch and height of the fin change in the 
multiple fin structure. Increasing Pfin induces the reduction of Cc and reduction of Cg_total as well. As 
the Hfin increases, much higher impact on the Cc is identified. The proposed models match well with 
the simulation results, with 1.2% and 2.0% average errors by the Pfin and the Hfin, respectively. The 
capacitance and delay of the inverter are significantly impacted by the Pfin and the Hfin variations. By 
exploiting of the delay sensitivity to the area change (due to pitch between fins), optimum fin pitch is 
obtained in the 32nm FinFET. 
   
 Contents 
 
I. Introduction  ….…………………………………………………………………………………… 1 
1.1 Motivation and relative works.  ……………………………………………………….…… 2 
1.2 Thesis contribution.  ……………………………………………………………………..….. 3 
II. Impact of Fin Body Thickness (Tsi) Variation and Leakage Optimization of 32-nm FinFET  …... 4 
2.1 Model for fin body variation in the 32 nm FinFET.  ……………………………………….. 5 
2.2 TCAD results of fin variation FinFET.  ……………………………………………………. 8 
2.3 Doping effect of the fin body variation FinFET.  …………………………………………. 10 
2.4 Threshold voltage variation model.  ………………………………………………………. 11 
2.5 On and leakage current model.  …………………………………………………………… 13 
2.6 Performance metrics.  ……………………………………………………………………... 17 
2.7 Leakage optimization.  ……………………………………………………………………. 20 
III. Simple and accurate modeling of multi-fin coupling capacitance in 32nm FinFET  …….... ..... 23 
3.1 Model for multi-fin single gate FinFET.  …………………………………………………. 23 
3.2 Capacitance of the multi-fins FinFET.  …………………………………………………… 24 
3.3 Capacitance model for fin pitch (Pfin) and fin height (Hfin) variation FinFET.  ………….... 28 
3.4 Input capacitance and FO4 delay for fin variation FinFET.  …………………………….... 32 
3.5 Delay and area sensitivity by Pfin changes.  ……………………………………………….. 34 
IV. Conclusion and Summary ……………………………………………………………………….. 36 
 
 
 
 
 
 List of Figures 
 
Figure 2-1.  nFinFET and pFinFET 3D structure of Sentaurus TCAD. 
Figure 2-2.  Top view of the Source big fin body. 
Figure 2-3.  (a) nFinFET and (b) pFinFET with Ion and Ioff for various fin body FinFET with Tsi 
variation.  
Figure 2-4.  (a) Nominal (b) Sb and (c) Ss structure of electron density area of nFinFET. 
Figure 2-5.  Comparison of Vth values obtained from TCAD results and proposed models versus 
various source-side Tsi (a) nFinFET and (b) pFinFET. 
Figure 2-6.  Comparison of Ion values obtained from TCAD results and proposed models versus 
various source-side Tsi (a) nFinFET and (b) pFinFET. 
Figure 2-7.  Comparison of Ioff values obtained from TCAD results and proposed models versus 
various source-side Tsi (a) nFinFET and (b) pFinFET. 
Figure 2-8.  A shorted-gate (SG) mode FinFET inverter schematic and symbol. 
Figure 2-9.  Leakage sensitivity to delay of the inverter versus various source-side Tsi. 
Figure 2-10.  Performance and leakage changes of the inverter for various source-side fin 
thicknesses. 
Figure 3-1.  Three-fin FinFET 3D structure of TCAD simulations. 
Figure 3-2.  Three-fin single gate FinFET structure font view indicating the gate to source and drain 
capacitance (Cgs, Cgd). 
Figure 3-3.  Top view showing coupling capacitance (Cc) between fins. 
Figure 3-4.  Simulated Cg_total, Cgs, Cgd and Cc versus gate voltage at drain voltage Vdc= 0.9 V. 
Figure 3-5.  Comparison of Cc values obtained from TCAD results and proposed models versus 
various Pfin. 
 
 Figure 3-6.  Simulated Cg_total, Cgs, Cgd and Cc versus fin pitch. 
Figure 3-7.  Comparison of Cg_total values obtained from TCAD results and proposed models versus 
various Pfin. 
Figure 3-8.   Comparison of Cc values obtained from TCAD results and proposed models versus 
various Hfin. 
Figure 3-9.   Simulated Cg_total, Cgs, Cgd and Cc versus fin height 
Figure 3-10.   Comparison of Cg_total values between TCAD obtained from TCAD results and 
proposed models versus various Hfin. 
Figure 3-11.   Change of inverter input cap and FO4_delay values obtained from SPICE simulations 
for various Pfin. 
Figure 3-12.  Change of inverter input cap and FO4_delay values obtained from SPICE simulations 
for various Hfin. 
Figure 3-13.  Normalized area, FO4 delay, and sensitivity values obtained from SPICE simulations 
for various Pfin. 
 
 
 
 
 
 
 
 
 
 
 
  
 
List of Tables 
 
Table 2-1.  Sentaurus TCAD parameters in the double gate 32nm SOI FinFET. 
Table 2-2.  Normalized Ion and Ioff comparison between the nominal structure and various Tsi FinFET 
Table 2-3.  Impact of fin body variation on performances and leakage of inverter and FO4 chain 
Table 2-4.  Impact of fin body variation on performances of 31-stages ring oscillator. 
Table 3-1.  Sentaurus TCAD parameters in the multi-fin 32nm SOI FinFET 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 Nomenclature 
 
AC  Alternative Current 
BSIM  Berkeley Short-channel IGFET Model 
CMOS  Complementary Metal Oxide Semiconductor 
DC  Direct Current 
FinFET  Fin Field Effect Transistor 
FO4   Fan-out 4 
GIDL  Gate-Induced Drain Leakage 
LER   Line Edge Roughness 
MLDA   Modified Local-Density Approximation 
RF  Radio Frequency 
RO  Ring Oscillator 
SCE   Short Channel Effect 
S/D  Source and Drain 
SG  Shorted Gate 
SOI  Silicon on Insulator 
SPICE  Simulation Program with Integrated Circuit Emphasis 
TCAD  Technology Computer Aided Design  
 
 
 
 
1 
Chapter I 
Introduction 
The CMOS has suffered technology limitations owing to scaling down of the device to enhanced 
operation in the sub-wavelength region. The FinFET have been proposed and investigated as a strong 
candidate for sub-32nm technology CMOS devices because of greater reduction for short channel 
effect (SCE), low leakage current, high driving controllability and high output resistance [1-4]. In 
comparison with the CMOS device, FinFET has been shown to provide distinguished Ion/Ioff ratio 
owing to the improved driving capability of the using multiple fins and reduced random dopant 
fluctuation effects [5-6]. The FinFETs forms a fin body to the wafer surface to transport the carriers. 
The fins are wrapped by the front and back gates or a single gate, and its thickness is extremely thin to 
geometrically minimize the short channel effect [7]. The distinguished characteristics of FinFET 
device compared to the CMOS device use multiple fins which the total size of the device is increased. 
The structural characteristic make that the FinFET is maintained an appropriate height, thickness and 
number of fins to operate efficiency [8]. The ratio of fin height (Hfin) over thickness (Tsi) of the fin 
body is increased to minimize the sub-threshold current and to increase the drive current. The 
thickness of the fin body in a 32-nm FinFET is less than 10 nm. Therefore, change in the fin thickness 
has a great effect on the electrical performance of the device [9]. Therefore, accurate modeling and 
analysis method are needed to explain the effect of fin variations. A recent research has been carried 
for the FinFET variation for LER (line edge roughness) and trapezoidal fin have been investigated in 
the recent years [10]. However, many investigates are not conducted on the effect of the source- and 
drain-side Tsi variations independently. In this study, the Tsi variation of the FinFET has a great effect 
on the leakage, threshold voltage, and dynamic current variations. The number of TCAD (technology 
computer aided design) simulations of a double-gate SOI (silicon on insulator) FinFET with varying 
Tsi are performed and investigated. It is shown that the conventional FinFET threshold voltage 
estimation method [11] is not applicable in the case of Tsi variation. Therefore, it is proposed that 
revision threshold voltage model to explain the Ion and Ioff change owing to the Tsi variation.  
Most of the researches in FinFETs for their excellent digital behavior have focused on the technical 
aspects and perspective [12-13]. Even though providing numerous electrical advantages over planar 
2D CMOS, The FinFET is unclear whether to replace the planar for analog or RF applications, 
because it is known to contain much higher parasitic capacitance than the planar device due to the its 
3D nature of the structure. Also the series resistances and fringe capacitances from narrow fins are 
factors to be taken into consideration in the operation of the analog [14-15]. The analog/RF figure of 
merits in the FinFET by various geometrics and process variations of the fin on the parasitic and 
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fringing capacitances are investigated and statistically analyzed [16-17]. The source and drain 
structures are an important aspect because they affect the choice of the fin pitch in the thin body 
FinFET. Also, The epitaxial layer in the source (S) and drain (D) regions are required to reduce the 
parasitic, however it increases parasitic overlap capacitance [18]. Depending on the gate to S/D 
overlap area, the parasitic capacitance is usually defined as a small ratio of the intrinsic gate 
capacitance. The fringing capacitance in the two electrodes separated by the insulator is not parallel. 
Therefore, these capacitances can be calculated by the overlap of the gate to S/D with the electrical 
property [19-20]. The previous researches focus on the resistance and parasitic capacitance 
characteristics mainly caused by the fin of the three-dimensional structure. In this thesis, the 
capacitive coupling effects are investigated of the multi-fins structure in the condition of various pitch 
and height by using of numerous TCAD [21] simulations and propose simple coupling capacitance 
models. Our models are then applied in the device-level simulators [21] to analyze the dynamic 
property of the fin dimension variations. The proposed models in this work  
 
1.1 Motivation and related works. 
Two-dimensional planar transistors have been used and studied widely to design integrated circuits 
for many years. However, as the minimum feature size decreases to meet the Moor’s law [1-2], the 
short channel effects (SCEs) in the MOSFETs has become a major bottleneck in the high-
performance and low-power circuit designs recently [5-6].  
As the gate channel length decrease to improve the performance of the transistors, the depletion 
regions become closer to source to body and drain to body. Major carrier transports directly between 
the source and the drain regions due to the high electric fields between them. Those transports induce 
high leakage currents with reducing the threshold voltages. The general scaling down method have 
dealt with this problem by increasing the body doping concentration (thus increasing Vth). However, 
increasing the body doping suffers many disadvantages such as increased capacitances, decreased 
mobility, degradation in the performance, and increased dopant fluctuations. Therefore, the shrinking 
feature size in the 2D transistors has becomes serious challenges in the IC designs [22-23].   
The FinFET has been proposed as one of the candidates in 3D multi-gate structures to resolve the 
scaling down issues in the 2D devices [1-2]. The FinFET has a distinct gate shape in which the 
conducting channel is formed by thin vertical silicon fin. And the gate can be separated in either sides 
of the fin to generate an independent-gate FinFET or surrounds the entire fin to form a shorted-gate 
FinFET [3]. This characteristic of FinFET offer various range of the threshold voltage for leakage and 
driving performance. But it is induced greater process complexity for manufacturing.  
3 
Even though it’s better electrical properties in the leakage control and in the performance over 2D 
planar transistors, the FinFET intrinsically suffers from several process-induced variability of the 3D 
structure. The FinFET fabrication process is more complicated by multi gates and narrow thin fin, 
which will cause more non-uniformity structural quality for process. The process variations make a 
big difference for device performance. For example, the channel interface conditions depend on the 
etched sidewall condition of the fin, so non-uniform current flows are generated by non-flat sidewall 
of fin [24]. Another case, non-ideal anisotropic over etch and hard mask transfer cause trapezoid fin 
structure. The trapezoid fin is formed by width variation along vertical direction. So, this asymmetric 
structure occur corner effect, which will affect the current density [25]. Process variations in the 
FinFET include the line-edge roughness (LER), the line-width roughness (LWR), fin height variation, 
Tox variation, fin profile irregularity, and trapezoidal fin.   
Previous studies mainly focus on the LER of the fin and its impacts on the device performance and 
manufacturability. The threshold voltage and driving current subject to fin LER are investigated by 
TCAD simulations. For example, the fin LER impact can be understood through statistical approach 
and sensitivity analysis [26]. The manufacturability of FinFET device is investigated by reflecting 
process tolerances [24]. The major factors affecting to physical variation are quantified [25]. Also, 
threshold voltage variations caused by discrete impurity fluctuation are computed with Monte Carlo 
simulations [27]. Another studies show analysis on the impact of parasitic capacitances and resistance 
by fin structure [28]. The parasitic capacitance and resistance associated with source to drain region 
extension are investigated. The impact of RF performance by the parasitic capacitance of surrounding 
fin is explained by geometrical fin overlapped model.  Also, the outline designs to optimize the RF 
performance of in FinFETs are introduced [29]. 
In this work, electrical effects of 3D structural variation (e.g., Fin width and multi-fin) of FinFETs 
on the performance and leakage are investigated extensively by using of TCAD simulations and 
simple and accurate analysis models are presented to be used in the FinFET-based circuit designs.  
 
1.2 Thesis contribution. 
This thesis focuses on the simple and accurate model to explain the 3D structure variation effects 
on the device performance and leakage of the 32nm FinFET. 3D TCAD simulations and calibrations 
with BSIM models are exploited to analyze the effects of the variations and to generate simple models. 
In reality, the 3D nature of the FinFET structure makes the simulations difficult and accurate 
predictions of the variation effects are very challenging. In this thesis, however, simple threshold 
voltage model for fin body variation is proposed for DC performance change. In the AC operation, the 
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coupling capacitance models for multi-fin FinFET with small-signal analysis have been proposed. 
Theoretical models are compared with TCAD results and verified with circuit-level simulations.  
The contributions include the accurate models for the 3D structural variations. The proposed Vth, Ion, 
and Ioff models for fin variations show 1%, 1.3%, and 4.8% average errors, respectively. Also the 
errors of the proposed Cc models for the Pfin and Hfin variations are only 1.2% and 2.0% in average, 
respectively.  
Compared to the previous works, distinguished contributions are that the various fin structures and 
wide range of variations of FinFET are analyzed through 3D TCAD simulations. In addition to that, 
an optimized fin geometry for lower leakage power with small performance loss is introduced. The 
analysis of the multi-fin structure for describing the effect of the coupling capacitance will help to 
understand the unexpected RF performance change by fin variation because the existing studies 
mainly describe the parasitic capacitance effect for single fin structure. 
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Chapter II 
Impact of Fin Body Thickness (Tsi) Variation and Leakage 
Optimization of 32-nm FinFET1 
This chapter provides that revision threshold voltage model for determining Ion and Ioff of 32nm SOI 
FinFET with various fin thicknesses is proposed. In addition, a fin body shape optimization 
methodology for leakage power reduction is proposed on the basis of the Vth modeling results. The 3D 
TCAD simulations are performed for the double-gate FinFET to analyze the effect of the fin body 
thickness (Tsi) variation on the performance of the device. The simulation results present that the fin 
shape variation leads to a great increase in the leakage power savings and driving current of the 
FinFET. The Tsi of the S/D sides are presented to have different effects on the device performance. 
The simple and relative model is proposed using the modified threshold voltage model owing to the 
Tsi along the fin. The comparison results show that the models are well matched, with the average 
error in Ion and Ioff being less than 1.3% and 4.8%. In addition, the optimized fin body structure is 
proposed to reduce the leakage power while supplying a similar amount of on-current to the nominal 
FinFET. This analysis result indicates that Ion increases slightly when the thickness of the drain side 
increases and Ioff reduces significantly when the thickness of the source side decreases. Therefore, the 
leakage optimal fin body shape becomes trapezoidal, having a larger source-side edge than the drain 
side. The performance and leakage simulation results of the FinFET inverter show 32% leakage 
savings with only 1% delay penalty by 10% source-side edge biasing. 
  
                                          
1 This content was presented on September 21, 2012 in SMACD conference, page 265-268. 
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2.1 Model for fin body variation in the 32 nm FinFET. 
The Figure 2-1 shows the 3D structure of double gate SOI FinFET devices with a fin body structure. 
The height and length correspond to the fin height and gate channel length, respectively. The double 
gate comprises a front gate and a back gate that can be independently controlled. Two gates form two 
inversion channels; thus, the effective channel width is twice the fin height [3]. The fin body thickness 
Tsi is greatly small such that the short channel effect is minimized and the sub-threshold current 
leakage is reduced by improved sub threshold swing [30]. Figure 2-2 shows the 2D top views of 
FinFET structures designed using the Sentaurus TCAD [21]. The density gradient model is used for 
more accurate analysis of the narrow fins. Tsi is the fin body thickness, and Tʹsi is the variation in the 
fin body width. 
     
 
Figure 2-1. nFinFET and pFinFET 3D structure of Sentaurus TCAD. 
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For example, the FinFET shown in Figure 2-2 is the device with a larger source-side fin width 
compared with the nominal, namely, the source-side big (Sb) structure is showing a trapezoidal fin 
structure with Tsi along the channel. The models are designed four different fin thickness variation 
structures to investigate the effect of Tsi variations from the device properties: source-side small (Ss), 
source-side big (Sb), drain-side small (Ds), and drain-side big (Db).  
 
 
 
Figure 2-2. Top view of the Source big fin body.. 
 
Table 2-1 lists the nominal 32-nm FinFET parameters based in the Sentaurus TCAD simulations. 
The electrical properties (e.g., Id-Vg, Id-Vd) of the nominal FinFET are calibrated with BSIM FinFET 
models [31]. Further, the source-side thickness and the drain-side thickness are varied by 10%, 20%, 
30%, and 40% with respect to the nominal to analyze the effect of thickness variations on the leakage 
current and performance. 
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Symbol Parameters Values 
   
Tsi Fin body thickness  10 nm 
Hfin Fin height  50 nm 
Lg Gate channel length  32 nm 
Tox Oxide thickness  1 nm 
VDD Supply voltage  0.9 V 
Nch Channel doping  1×1019 cm-3 
NS/D Source and Drain doping of nFinFET 2×1024cm-3 
NS/D Source and Drain doping of pFinFET 1×1023cm-3 
 
Table 2-1. Sentaurus TCAD parameters in the double gate 32nm SOI FinFET. 
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2.2 TCAD results of fin variation FinFET. 
 The normalized Ion and Ioff values with 10% and 20% variations of the source- and drain-side 
thicknesses are arranged in Table 2-2. In this table, in the n-type FinFET, for the source-side Tsi of 9 
nm (i.e., -10% with respect to the nominal, in the case of Ss), Ion is increased by 4% while Ioff is two 
times larger than that of the nominal structure. In the p-type FinFET, for the source side Tsi of 9 nm, 
Ion is increased by 9% while Ioff is two times larger than that of the nominal structure. Therefore, the 
fin body type of Ss has the advantage of improved operation speed; however, these results show the 
huge penalty in leakage power savings. In the nFinFET, for the source-side Tsi of 11 nm (i.e., +10% 
with respect to the nominal, in the case of Sb), there is no change in Ion, and Ioff is reduced by 32%. In 
the pFinFET, Ion decreases by 1% while Ioff is reduced by 34%. As a result, the Sb fin body has the 
disadvantage of a slight reduction in the operation speed; however, it achieves a significant reduction 
in the standby power. In the nFinFET, for the drain-side Tsi of 9 nm (Ds), Ion increases by 2% and Ioff 
is two times greater than that of the nominal structure. In the pFinFET, Ion increases by 2% and Ioff is 
one-half times greater than that of the nominal. In the nFinFET, for the drain-side Tsi of 11 nm (Db), 
there is a no reduction in Ion and Ioff decreases by 24%. In the pFinFET, there is no change in Ion and 
Ioff decreases by 25%.  
 
 ΔTsi 
Normalized Ion Normalized Ioff 
Ss Sb Ds Db Ss Sb Ds Db 
nFinFET 
Nominal 1.00 1.00 
10% 1.04 1.00 1.02 1.00 1.91 0.68 2.00 0.76 
20% 1.16 0.99 1.07 1.00 3.42 0.53 2.95 0.65 
pFinFET 
Nominal 1.00 1.00 
10% 1.09 0.99 1.02 1.00 1.94 0.66 1.57 0.75 
20% 1.24 0.98 1.10 1.00 3.47 0.51 2.30 0.62 
 
Table 2-2. Normalized Ion and Ioff comparison between the nominal structure and various Tsi FinFET. 
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Table 2-2 summarizes that the FinFET of large- source or -drain (Sb or Db) Tsi type achieves high 
leakage power savings while experiencing a slight reduction in the on current. In contrast, the FinFET 
of small- source or -drain (Ss or Ds) Tsi type achieves enhanced on-current consuming increased 
leakage power. Moreover, when the Tsi variation more increases, the variation in the currents increases. 
These analyses represent that the source-side Tsi variations is considered considerable effect on the 
electrical properties of the device DC operation. In addition, it is quite interesting to note that Ion 
increases with a decrease in the drain-side thickness (Ds), while Ioff decreases with an increase in the 
source-side thickness (Sb). 
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Figure 2-3. (a) nFinFET and (b) pFinFET with Ion and Ioff for various fin body FinFET with Tsi 
variation. 
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As summarized in Table 2-2, in the nFinFET, Ion decreases by 1% and Ioff is only half of that of the 
nominal device when the source-side Tsi is 20% greater than the nominal thickness (i.e., Sb, source 
side Tsi is 12 nm). Thus, as either the source-side or the drain-side Tsi becomes narrower than nominal, 
both Ion and Ioff increase. However, as either the source-side or the drain-side Tsi becomes thicker than 
nominal, both Ion and Ioff are reduced. From this analysis, we can expect that the structure of the 
FinFET with a large fin on the source side and a small fin on the drain side will achieve reduced Ioff 
and increased Ion. However, practically, Ioff is increasingly reduced while Ion does not increase, owing 
to the increasingly larger depletion area and Vth. Therefore, increasing the size of the source-side fin 
body is structurally simple and its performance is reasonable. Figure 2-3 (a) and (b) show the Ion and 
Ioff distribution for four different fin body types (i.e., Ss, Sb, Ds, and Db) with several degrees of Tsi 
variations. These changes of the current distribution show consistent relationship and it can be 
expressed numerically. Therefore, a simple threshold voltage variation model is employed for the Ion 
and Ioff changes owing to Tsi variation. 
 
2.3 Doping effect of the fin body variation FinFET. 
The results of this thesis are based on the heavily doped FinFETs, but in the lightly doped FinFETs 
Ion and Ioff dependency on the Tsi variation shows different results. For example, Ss and Ds cases result 
in the decreased Ion and Ioff as the fin variation increases in the lightly doped FinFETs [26]. Therefore, 
it is required to explain the doping effect of the proposed FinFETs by analyzing the changes in the 
current density profiles due to the Tsi variations. Figure 2-4 shows the electron density of the three 
cases, according to the change of the Source side fin thickness. To analyze electron density area, the 
density gradient model and modified local-density approximation (MLDA) are used. The MLDA 
model fails to account for the quantum separation in the top corner of the fin and, MLDA model 
shows less quantum separation than the density gradient model so it is more accurate than the MLDA 
model, therefore the density gradient model for the analysis is used of the electron density in the 
narrow fins. Figure 2-4 shows the electron density of the three cases (i.e., nominal (a), Sb (b), Ss (c)) 
both in on- and off-state. As shown in the figure, there is higher e-density on the edge of the fin in the 
nominal FinFET at on-state. Therefore, most of the currents will flow on the fin surface when FinFET 
becomes turned on. In the Sb structure, e-density in the middle area of the fins gets lower due to the 
increased Vth for both on- and off-state which results in the reduced Ion and Ioff . On the other hand, in 
the Ss structure, high e-density is observed in wider area because of the lower Vth due to the smaller 
source side thickness. Therefore, the Ion and Ioff of Ss FinFET are higher than those of the nominal 
FinFET. 
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Figure 2-4. (a) Nominal (b) Sb and (c) Ss structure of electron density area of nFinFET. 
 
2.4 Threshold voltage variation model. 
As summarized in Table 2-2, the simulation results show that the source-side Tsi variation has a 
greater effect than the drain-side thickness variation, on both Ion and Ioff. Therefore, the source-side Tsi 
is swept from 6 nm to 14 nm, without varying the drain-side Tsi.  
The change in Vth owing to the fin body shape variation is used to design simple models. The 
threshold voltage is an important parameter for the estimation of the operational region and reduction 
of leakage power [32]. The Vth model of the conventional planar MOSFETs of long-channel and 
wide-channel types is represented as 
V  =  V +ψ +  2   B b d epth F B
o x
q N X
C                       (2.1) 
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VFB and B are the flat-band voltage and Fermi potential, respectively. Nb, Xdep, and Cox are the 
body doping, channel depletion width under the gate, and gate capacitance, respectively [33]. We 
assume that VFB and B are constant to simplify the model. Thus, the threshold voltage changes by 
modifying the last term in (1). The fin body is thin enough to become fully depleted. Further, in the 
FinFET, the value of Xdep is reduced by half owing to the fin body thickness Tsi variation [34]. For this 
reason, a new threshold voltage model is designed by the variation of Tsi of the fin body. The source-
side body with a smaller thickness has a trapezoidal fin shape. The minimum Tsi is considered for 
calculating the depletion width because the fin body has a non-uniform thickness. Thus, the channel 
depletion width is represented as 
 2 (nominal)     
                                     
( ) si depdep siX T T Xeffective                 (2.2) 
This equation comprises a nominal depletion width (Xdep) and a quadratic function of ΔTsi. When 
the source-side thickness is small, the source-side Tsi affects the channel depletion region. The drain-
side Tsi has a minor effect on the depletion region. Therefore, Eq. (2.2) indicates that the threshold 
voltage is affected by the source-side Tsi when the source-side is smaller than that of the nominal 
structure. When the source side becomes larger than that of the nominal, as shown in Fig. 2-2, both Ion 
and Ioff are reduced, and therefore, this behavior is modeled by using the threshold voltage increase. 
The different α and β values are used to explain the non-linearity between positive and negative Tsi 
variation. Also these equations can be commonly applied to the nFinFET and pFinFET with different 
fitting parameters. 
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Figure 2-5. Comparison of Vth values obtained from TCAD results and proposed models versus 
various source-side Tsi (a) nFinFET and (b) pFinFET. 
Figure 2-5 (a) and (b) show the threshold voltage for the simulations and the proposed models with 
varying Tsi. The simulation results are shown by dots, and the proposed models, by lines, and the 
comparison errors are shown by bars. Tsi = 10 nm for the nominal FinFET body structure. As shown 
in this plot, there are nonlinear characteristics in the Vth for the smaller Tsi and larger Tsi cases. The 
proposed method matches well with the simulation results, even though there is a discrepancy when 
Tsi decreases to less than 10 nm. 
 
2.5 On and leakage current model. 
Ion is expressed by using the drain-source current equation [35] and the proposed Vth variation 
model (i.e., Vth_eff). 
2
_
1 ( )     ( nFinFET )
2
 ds ns oxe gs th effWI C V VL                   (2.3) 
2
_
1 ( )     ( pFinFET )
2
 ds ps oxe gs th effWI C V VL                   (2.4) 
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Figure 2-6. Comparison of Ion values obtained from TCAD results and proposed models versus 
various source-side Tsi (a) nFinFET and (b) pFinFET. 
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where Coxe is the effective gate capacitance, and μns and μps are the effective mobility of electron and 
hole, respectively. The Ion simulation results match well with the results of the proposed models for 
various source-side fin thicknesses as shown in Figure 2-6 (a) and (b). This implies that our proposed 
Xdep models and Vth dependence on Tsi variations are accurate for various Tsi values with an average 
error of 1% in both nFinFET and pFinFET. 
As shown in the Figure 2-5 and equation (2.2), the threshold voltage in the large source-side Tsi 
case is increased owing to the variation in Tsi. The on-current has a linear dependence on the threshold 
voltage, while the leakage current (e.g., sub-threshold current) has an exponential dependence on the 
threshold voltage variation [35]. In addition to that, the simulation results indicate that there is a 
nonlinear behavior in the leakage current for smaller Tsi and larger Tsi. For example, as summarized in 
Table 2-2, when the source-side Tsi is 10% smaller than that of the nominal structure, the leakage 
current increases three times as compared with the nominal device. However, the source-side Tsi 
exceeds that of the nominal by 10%, there is only a 30% leakage reduction. Therefore, we need two 
different models to take into account the nonlinear dependence on the leakage current by Tsi variations.  
_ (
0
{ )}       th eff sioff off V TI I e                            (2.5) 
Equation (2.6) expresses the leakage current model for both Ss and Sb Tsi variations. It express that 
when Tsi of the source side is smaller than the nominal, the leakage current increases exponentially. 
This equation is similar to the general sub-threshold currents. This leakage variation is attributed to 
the decreased threshold voltage in the small source side. Thus, Ioff is affected by the change in Tsi and 
the threshold voltage. Ioff0 is the nominal leakage current. The technical parameter is determined by 
fitting the nominal process. As shown in Figure 2-2, the Sb structure has a larger depletion layer and 
increased threshold voltage owing to the larger source side area. In addition, the fin body shape 
change reduces the gate-induced drain leakage (GIDL) effect [32]. Thus, taking into account the 
reduced GIDL, the proposed leakage model can be applicable for the Sb body with the fitting 
parameter. The results of the comparison of the Ioff values obtained using TCAD simulations and the 
proposed models are shown in Figure 2-7 (a) and (b). As shown in Figure 2-7, the proposed Ioff 
models with Vth variations of nFinFET and pFinFET are accurate for various Tsi values with an 
average error of 5% and 4%, respectively. 
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Figure 2-7. Comparison of Ioff values obtained from TCAD results and proposed models versus 
various source-side Tsi (a) nFinFET and (b) pFinFET. 
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2.6 Performance metrics. 
As mentioned in the introduction, the source-side and drain-side fin thicknesses have different 
effects on Ion and Ioff. Therefore, we analyze the leakage optimization results. The Vth variation owing 
to the fin thickness variations is used along with BSIM models to determine the impact of the fin 
thickness variation the device performance. Further, we construct both NMOS and PMOS FinFETs of 
various fin thicknesses. Figure 2-8 shows the circuit designed for the circuit-level assessment of the 
performance and leakage power. As shown in the double gate FinFET inverter schematic, the back 
gates are coupled with the front gates. The dimensions of the pFinFET (p-type FinFET) and nFinFET 
(n-type FinFET) in an inverter are Wn = 100 nm and Wp = 200 nm. The sizes of the inverter are 
optimized to match the high-to-low (TpHL) and low-to-high (TpLH) propagation delays. Unlike the 
conventional CMOS inverter, the double-gate FinFET inverter comprises front and back gates. 
Therefore, the same input signals are supplied to both the gates. This operation is called a shorted-gate 
(SG) mode. The SG-mode FinFET inverter achieves improved operation speed owing to the coupled 
gates [36]. 
 
 
 
Figure 2-8. A shorted-gate (SG) mode FinFET inverter schematic and symbol. 
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A circuit-level simulation tool (e.g., HSPICE [37]) is used to analyze the SG-mode FinFET inverter 
performance. In this thesis, the effects of the fin body variations on the inverter performance are 
analyzed by modulating the Vth of the FinFET using the BSIM models. For example, when both 
nFinFET and pFinFET have source small (Ss) fin body variations, these FinFETs have increased Vth 
as compared with the nominal structures, resulting in reduced leakage power. The 31-stage ring 
oscillator is designed by using the above FinFET inverters. The frequency and power consumption are 
analyzed to understand the circuit-level behavior owing to the geometric variations in the fin body 
shape and leakage current optimization [38]. The FO4 (Fan-out 4) delay metric is used for another 
circuit-level verification to determine the process-independent delay and gate capacitance impact 
owing to the fin body thickness variations. 
 
 
Fin body type 
 
Norm. 
Delay 
Norm.  
Leakage 
Same delay 
 Total  
Width [nm]  
Norm. 
Leakage 
Inverter 
Nominal 
 
1.00 1.00 
Wp = 200, 
Wn = 100 
1.00 1.00 
Source : 11nm 
Drain : 10nm 
 
1.01 0.68 
Wp = 204, 
Wn = 102 
1.02 0.69 
FO4 
Nominal 
 
1.00 1.00 
Wp = 200, 
Wn = 100 
1.00 1.00 
Source : 11nm 
Drain : 10nm 
 
1.03 0.67 
Wp = 206, 
Wn = 103 
1.03 0.70 
 
Table 2-3. Impact of fin body variation on performances and leakage of inverter and FO4 chain 
 
Table 2-3 summarizes the variations in the inverter performance by using the 10% increase in the 
source-side fin body thickness for both nFinFET and pFinFET. The proposed fin variation FinFET can 
achieve 32% leakage reduction with 1% increase in delay by comparing the performance of the 
inverter with larger source-side structure with that of the nominal fin body. The FO4 inverter is 
generally used to characterize the process technology [39]. Therefore, this analysis is more specific 
than 1-stage inverter. As summarized in Table 3, the FO4 results show that the delay increases by 3% 
and the leakage is reduced up to 33% by using of the source side big FinFET. It is shown that a slight 
reduction in speed and a significant leakage reduction for the inverter and the FO4 chain. These 
changes in the delay and leakage can be explained by the proposed nFinFET and pFinFET models. 
The proposed variations models achieve 1% on-current loss and 35% leakage reduction. Therefore, It 
is validated the performance of the circuit from the TCAD results. 
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Figure 2-9. Leakage sensitivity to delay of the inverter versus various source-side Tsi. 
 
The inverters are simulated by varying the thickness of the source side from 10% to 20%, with the 
drain side thickness maintained at 10 nm to analyze the impact of Tsi variations on the performance of 
the circuit and power savings. Figure 2-9 shows the sensitivity of the leakage reduction over the delay 
owing to the fin width variation. On the x-axis, the label (i.e., n10 and p10) denotes a 10% increase in 
the source side thickness of the inverter for both nFinFET and pFinFET devices. As shown in Fig. 2-9, 
the 10% source-side thickness increase for both n- and p-type FinFETs achieves the highest sensitivity 
of the leakage reduction over the delay. This high sensitivity indicates that the new structure achieves 
the largest leakage reduction with the smallest delay penalty. Upon comparison between the second 
and the third data points, increasing the pFinFET source side thickness rather than nFinFET is 
effective in the leakage reduction. The fourth data point (n = 20%, p = 20%) indicates that increasing 
the source side thickness up to 20% for both nFinFET and pFinFET does not result in high sensitivity 
because it increases the delay significantly. Therefore, it is concluded that the leakage reduction along 
with a reasonable delay penalty is achieved by maintaining the fin width variation to less than 10% as 
compared with that of the nominal structure and the modifying the shape of the pFinFET source side 
is more effective in leakage reduction.  
The 31-stage ring oscillator (RO) performance results to study the dynamic behavior of the leakage 
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optimized FinFET structure are summarized in Table 2-4. As shown in the table, the operation 
frequency decreases by 4% as compared with the nominal FinFET in the leakage optimized FinFET 
inverters; however, we can achieve leakage reduction and active power consumption up to 18% and 
4%, respectively. Consequently, this result indicates that there is a slight reduction in the operation 
speed while achieving significant increase in power savings by using the proposed optimized FinFET 
structure. 
 
Fin type Normalized Frequency Normalized Leakage 
Normalized 
Power consumption 
Nominal 1.00 1.00 1.00 
Source edge = 11nm 
Drain edge = 10 nm 
0.96 0.82 0.96 
 
Table 2-4. Impact of fin body variation on performances of 31-stages ring oscillator. 
 
2.7 Leakage optimization. 
As described in Chapter 2, From the Tsi variation analysis that, when the source side thickness 
increases, it can be achieved significant increase in the leakage power savings with negligible 
performance degradation. Therefore, it can be optimize the circuits to reduce the standby power by 
designing trapezoidal fin shapes. 
Table 2-3 summarizes the impact of the fin shape on the performance and leakage figure of merits 
(FoM). At the circuit level, the SPICE analysis is performed for FinFET inverters by increasing the 
source-side fin thickness of both nFinFET and pFinFET, without varying the drain side fin thickness. 
As expected, it is achieved similar amount of leakage savings as compared with the TCAD results; 
however, there is up to 3% increase in delay owing to the increased Vth and loading capacitance 
because of the larger source-side fin body size. Therefore, we analyze the equivalent total width to 
match the delay of the leakage optimized FinFET with that of the nominal FinFET. As summarized in 
this table, we require up to 3% area overhead to maintain the delay in the leakage optimized FinFET. 
Finally, owing to the increased total width in the leakage optimized circuit, there is a slight loss in the 
leakage power savings (e.g., from 33% to 30% in FO4). In reality, the biggest bottleneck in the 
FinFET sizing is the width quantization property, in case of which we need to implement multiple fin 
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structures to increase the total size of the devices [40]. However, in this thesis, it only analyzes the 
area overhead by using the optimized fin body shape. The width of the FinFET is increased by 
increasing the fin height. Therefore, a slight increase in the fin height is required to maintain delay 
and achieve maximum leakage power savings simultaneously. For example, in the FO4 circuit, we can 
maintain the nominal FinFET-based delay by increasing the total width by 3% in the leakage 
optimized FinFET structure. 
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Figure 2-10. Performance and leakage changes of the inverter for various source-side fin thicknesses. 
 
Figure 2-10 shows the changes in delay, normalized leakage and optimized leakage of the inverter 
for various ranges of fin thickness variations. These curves show that the delays are gradually 
increased and the leakage is reduced as the degree of fin thickness variation increases. However, as 
shown in this figure, the gain in the leakage power savings by increasing the source-side thickness 
from 10% to 20% is not significant as compared with the linear delay degradation. Therefore, 
increasing the source-side thickness by more than 10% is not reasonable and a 10% increase in the 
source-side thickness can achieve maximum leakage power savings with a relatively small impact on 
the delay of the circuits. 
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Chapter III 
Simple and accurate modeling multi-fin coupling 
capacitance in 32nm FinFET 
This chapter introduces investigate capacitive effect of multi-fins FinFET using the TCAD 
simulations. The analysis of the capacitance change is performed for the fin pitch and height variation 
in 32nm single gate FinFET. The analysis results show, as expected, that the increasing fin pitch (Pfin) 
variation leads to decrease in the coupling capacitance. And increasing height of the fin (H fin) leads to 
increase in the capacitive coupling and total gate capacitances. Simple and accurate coupling 
capacitance models for both pitch and height variations of the three fins FinFET are proposed and 
verified with TCAD results. The performance analysis of FinFET inverter is conducted for various fin 
pitch and height variations to identify the capacitance effects on the dynamic behavior of the circuit. 
The optimum pitch value is then obtained from delay and area sensitivity of the fin pitch variation. 
 
3.1 Model for multi-fin single gate FinFET. 
 
 
Figure 3-1. Three-fins FinFET 3D structure of TCAD simulations. 
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The device structure of the 32nm single gate multi-fins FinFET used in this thesis is shown in 
Figure3-1. Hfin, Pfin, Tsi and Lg are the fin height, fin pitch, fin thickness and gate channel length, 
respectively. The fin pitch (Pfin) is defined by the center to center distance between two fins. And, the 
fin pitch (Pfin) is set to its minimum value which is limited by the lithography resolution [41]. The 
narrow fin thickness (Tsi) is required to reduce the short channel effect and the leakage current can be 
decreased by the improved controllability for the gate. The fin height is constrained by Hfin over Tsi 
ratio for etch process technique, so it is hard to make the narrow width and tall height of fin [41]. 
Because the total width of the single-fin FinFET is fixed by the fin height (Hfin), discrete number of 
multi-fins structure is then used to generate wider (or stronger) devices. The driving current increases 
in the multiple fins but the capacitive coupling effects between neighboring fins will happen. 
Therefore, accurate understanding of not only DC current change but also dynamic behavior (e.g., 
gate capacitance) of the multi-fins FinFET is highly required. 
 
3.2 Capacitance of the multi-fins FinFET. 
The capacitance of the multi-fins FinFET depends on its structural and electrical characteristics. In 
the multi-fins FinFET, one fin operates as one node, so multiple fins construct multiple electrical lines. 
And there is electrical potential difference between the multiple nodes of the electrical lines. This 
difference induces capacitive coupling. Also, the capacitance of single fin is only affected by E-field 
of the fin, but the capacitance of multi-fins is affected by E-field of each own fin and interferences of 
E-field of other fins. Therefore, these interferences of E-field result in a big difference of the total 
capacitance of FinFET between in a single-fin and multi-fins. 
Figure 3-2 and 3-3 show the front and top view of the multi-fins FinFET structure designed using 
the TCAD simulator [21]. The Cgs is the gate to source capacitance and Cgd is the gate to drain 
capacitance. Cc is the coupling capacitance between neighboring fins. The total gate capacitance 
(Cg_total) is affected by Cgs, Cgd, and Cc, so Cg_total is represented as following. 
_ 4  g total gs gd cC C C C                     (3.1) 
Cc depends on the physical structure and electrical property of fins. So we simulate different values 
of fin pitch (Pfin) and fin height (Hfin) to analyze the effect of fin structure on the dynamic behavior of 
the device. 
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Figure 3-2. Three-fins single gate FinFET structure font view indicating the gate to source and drain 
capacitance (Cgs, Cgd). 
 
Figure 3-3.Top view showing coupling capacitance (Cc) between fins. 
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Each capacitance component is extracted for three-fin single gate FinFET by using ac small-signal 
analysis. Figure 3-4 represents the Cg_total, Cgs, Cgd, and Cc versus gate voltage (Vg). 
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Figure 3-4. Simulated Cg_total, Cgs, Cgd and Cc versus gate voltage at drain voltage Vdc= 0.9 V. 
 
Table 3-1 is the multi-fins FinFET parameters used in the Sentaurus TCAD simulation. These 
parameters are in compliance with the appropriate design rules and physical constraints [41. And the 
electrical parameters of the multi-fins FinFET are calibrated with BSIM FinFET models [31]. The 
coupling capacitance model parameters can be used to predict the transfer and input characteristics of 
the transistors, making the proposed models very useful for circuit design [42]. Therefore, using two 
geometrical parameters (i.e., Pfin and Hfin), the simple coupling capacitance models are suggest ed 
which can be useful to explain the multi-fin related effect in capacitance. 
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Symbol Device Parameters Values 
   
Tsi Fin body thickness  10 nm 
Hfin Fin height  50 nm 
Lg Gate channel length  32 nm 
Tox Oxide thickness  1 nm 
Pfin Fin pitch  60 nm 
Nfin Fin number 3 
VDD Supply voltage  0.9 V 
Nch Channel doping  1×1019 cm-3 
NS/D Source/Drain doping of nFinFET 2×1024cm-3 
 
Table 3-1. Sentaurus TCAD parameters in the multi-fin 32nm SOI FinFET. 
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3.3 Capacitance model for fin pitch (Pfin) and fin height (Hfin) 
variation FinFET. 
To generate the electrical-based compact capacitance models, the three-fin single gate FinFET is 
developed accounting for fin geometry effects. This FinFET structure is exploited to simulate the 
validity of the coupling capacitance for Pfin change. For example, in the pitch (Pfin) variation cases, the 
middle fin is fixed and outer fins are moved. And TCAD simulations with ac small-signal analysis 
such as Figure 3-4 are conducted to extract C-V plots. And then the coupling capacitance component 
at the gate voltage (Vg = 0.9 V) is extracted.   
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   Figure 3-5. Comparison of Cc values between TCAD simulations and proposed models for various 
fin pitches (Pfin). 
 
Figure 3-5 shows the Cc comparison between the simulations and the proposed models with varying 
Pfin. The fin pitch (Pfin) is varied from 40nm to 80nm. The simulation results are shown in dots, and 
the proposed models in lines, and the errors are shown in the vertical bars. As shown in this plot, the 
Cc decreases as the Pfin becomes wider. These changes can be explained by electron storage change. 
When the distance between two fins is increased, the impacts of the voltage between fins are reduced 
so that stored electrons are being reduced. Thus, the coupling capacitance can be represented as 
 2 c fin finC P P                          (3.2) 
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This model comprises a quadratic form of Pfin. The α, β, and γ are the fitting parameters reflecting 
the electrical property of fin. And the proposed model matches well with the simulation results. 
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Figure 3-6. Simulated Cg_total, Cgs, Cgd and Cc versus fin pitch. 
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Figure 3-7. Comparison of Cg_total values between TCAD simulations and proposed models for 
various fin pitches (Pfin). 
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Figure 3-6 shows that the Cg_total, Cgs, Cgd, and Cc the Cg_total is extracted for various fin pitch. In this 
figure, the fin pitch is increased, the Cc is decreased, but the Cgs and Cgd are no change. Therefore, the 
Cc is major factor for change of Cg_total. Figure 3-7 shows the Cg_total for the simulation and the 
proposed models with varying Pfin. Resulting from Fig. 3-5, we know that increasing the fin pitch 
reduces the coupling capacitance component. Therefore, the Cg_total is decreased by reduced Cc. For 
example, when Pfin is doubled from 40nm to 80nm, Cc is reduced up to 70% and then, the FinFET has 
8% smaller Cg_total. Thus, the coupling capacitance due to the pitch change will give non-negligible 
effects on the dynamic performance of the circuits. 
Figure 3-8 shows the Cc for the simulation and the proposed models with varying Hfin. The fin 
height (Hfin) is varied from 10 nm to 100 nm. As shown in Fig. 3-8, the Cc increases as the Hfin 
becomes taller. When the height of two fins is increased, the storage area of the electron is increased. 
Thus, the coupling capacitance can be represented as 
 2 c fin finHC H              (3.3) 
Unlike the varying Pfin, Hfin variation leads more increased Cgs and Cgd such as Fig. 3-9. When the 
fin height is increased Cgd becomes 3 times larger and Cgd increases 5 times larger. Thus, the Cg_total 
increases linearly depending on the Hfin as shown in Figure 3-10. For example, when Hfin is increased 
from 10 nm to 100 nm, Cc becomes 8 times larger and Cg_total increases 6 times larger. Thus, the 
dynamic performances of multi-fins FinFET are affected significantly by Hfin variation. 
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Figure 3-8. Comparison of Cc values between TCAD simulations and proposed models for various 
fin heights (Hfin). 
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As shown in the Fig. 3-8 and Fig. 3-10, increasing the fin height are results in increment of the total 
capacitance due to the significant increase of the coupling effects between tall fins. For example, 
when fin height is short ( = 10 nm), this fin structure has small coupling to total capacitance ratio 
(Cc/Cg_total = 6 %), but fin height is tall ( = 100 nm), the ratio becomes larger (Cc/Cg_total = 13 %). Thus, 
the taller the fin height, the larger the coupling effects is occurred. 
In this section, the capacitive coupling effects between the multi-fins by the fin pitch (Pfin) and fin 
height (Hfin) variations are modeled as simple quadratic forms. And changes in the total gate 
capacitance are described by the proposed coupling capacitance models. In next section, the proposed 
models are applied to the circuit-level performance metrics to investigate the dynamic behavior by the 
Pfin and Hfin variations. 
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Figure 3-9. Simulated Cg_total, Cgs, Cgd and Cc versus fin height. 
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Figure 3-10. Comparison of Cg_total values between TCAD simulations and proposed models for 
various fin heights (Hfin). 
 
3.4 Input capacitance and FO4 delay for fin variation FinFET. 
The fin pitch (Pfin) and fin height (Hfin) are investigated and they have different effects on coupling 
capacitance in the device. To understand these effects in the circuit-level, the circuit level performance 
analysis is conducted with multi-fins structural variations. The total gate input capacitance which 
includes the proposed coupling capacitance models by the Pfin and Hfin variation is used along with 
32nm BSIM FinFET devices to assess the impact on the performance [31]. A device-level simulation 
tool (e.g., HSPICE[37]) is used to analyze the inverter performance of multi-fins FinFET. In this 
simulation, the P-type FinFET and N-type FinFET sizes are carefully chosen to match the triple-fin 
TCAD results for different fin pitch and height cases. For example, the on-current (Ion) and off-current 
(Ioff) of the inverter are calibrated to match for the TCAD device data. The input capacitance change 
of the inverter by the pitch and height variation is also applied. 
Figure 3-11 shows the change of the input capacitance and FO4 delay for various Pfin. As shown in 
the figure, the input capacitance of inverter decreases with increasing the fin pitch (Pfin). This change 
can be explained by the reduction of the coupling capacitance as the Pfin increases. In addition, 
reduction of the input capacitance leads to a reduction of the FO4 delay. For example, when Pfin is 
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doubled, the FO4 delay gets reduced up to 40%. Therefore, separating the fins (or increasing fin pitch) 
provides a significant benefit in terms of delay. 
 
Figure 3-11. Change of inverter input cap and FO4_delay values obtained from SPICE simulations for 
various fin pitches (Pfin). 
 
Figure 3-12. Change of inverter input cap and FO4_delay values obtained from SPICE simulations for 
various fin heights (Hfin). 
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The Figure 3-12 shows the change of the input capacitance and FO4 delay for various Hfin. From 
the section 3-2, we understand that as the height of the fin (Hfin) becomes taller, the Cc and the total 
input capacitance get larger. For example, when the fin height increases from 10 nm to 100 nm, the 
input capacitance increases up to 9 times and the FO4 slow down up to 4 times. Therefore, the FO4 
delay of FinFET inverter is superior at use of the minimum fin height (Hfin). 
 
3.5 Delay and area sensitivity by Pfin changes. 
As shown in the previous analysis and Figure 3-11, Wider Pfin structure brings a reduction in the 
input capacitance and delay. However, increasing Pfin is not recommended for compacting the chip 
size. Therefore, the area penalty as well as the delay benefit should be considered simultaneously. We 
conduct a sensitivity analysis for delay and area by the Pfin change to find the optimum fin pitch (Pfin) 
for best performance with minimum area penalty. 
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Figure 3-13. Normalized area, FO4 delay, and sensitivity values obtained from SPICE simulations for 
various fin pitches. 
 
The Figure 3-13 shows the normalized value for area, FO4 delay, and sensitivity for the various the 
Pfin. The FO4 delays are shown by triangle dots, and the area by square dots, and the sensitivities are 
shown by the solid line. The sensitivity is defined by delay change over area change as the Pfin 
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increases. As can be seen form the figure, when the Pfin becomes double from 40 nm to 80 nm, the 
FO4 delay reduction is about 40 % and the area penalty is about 50%. Therefore, due to the relatively 
large area penalty in the wide pitch (Pfin = 80 nm), the benefit of delay reduction is depreciated 
compared to the narrow pitch FinFET. This result also can be represented as the steep slope in the 
sensitivity curve in the wide Pfin (i.e.., Pfin > 60 nm) and the sensitivity becomes its maximum when fin 
pitch is 55 nm. Therefore, we can obtain the maximum delay reduction with minimum area penalty 
when the Pfin is 55 nm. 
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Chapter IV 
Conclusion & Summary 
In this thesis, various 3D structural variations of the FinFET have been investigated through TCAD 
simulations and simple and accurate modeling methodologies to describe the effects of the variations 
have been proposed.  
At first, the effects of the fin body thickness variations on Ion and Ioff are analyzed. The electrical 
characteristics of the SOI double-gate FinFET with various source- and drain-side body thicknesses 
are simulated by using TCAD. The simulation results have shown that both the source- and the drain-
side thickness variations result in significant variations in Ion and Ioff. The source-side thickness 
variations have a greater effect on the electrical properties than the drain-side thickness variations. 
Therefore, the simple and accurate Vth variation models are proposed to estimate the Ion and Ioff 
variations owing to the source-side Tsi variations. The proposed models match well with the 
simulation results, with errors less than 1.3% in Ion and 4.8% in Ioff. The analysis results indicate that 
Ion increases when the drain-side thickness increases and Ioff is reduced when the source-side thickness 
decreases. Therefore, an optimal gate fin shape for achieving a higher operation speed with reduced 
leakage is obtained. This modified FinFET circuit configuration achieves leakage power savings of up 
to 30% and an increase in delay by 1%. Further, it is possible to offset the increase in delay by 
increasing the overall size of the device while achieving a significant leakage power savings. 
Secondly, the coupling capacitance impact of varying fin pitch and fin height is analyzed in the 
multi-fins FinFET. The electrical characteristics of the multi-fins FinFET with various the fin pitch 
and fin height are simulated by using TCAD. The results indicate that there are significant effects by 
coupling when pitch (Pfin) and height (Hfin) of the fin change in the multiple fin structure. Increasing 
Pfin induces the reduction of the coupling capacitance (Cc) and the total gate capacitance (Cg_total) as 
well. And as the Hfin increases, much higher impact on the Cc is identified. The simple and accurate 
coupling capacitance models are proposed in the quadratic forms. The proposed models are matched 
well with the simulation results, with 1.2% and 2.0% average errors by the Pfin and Hfin variations, 
respectively. The proposed models are included in the circuit level verification by using of multi-fins 
FinFET inverters. The results indicate that the capacitance and delay of the inverter are significantly 
impacted by the Pfin and the Hfin variations. By exploiting of the delay sensitivity to the area change 
(i.e., pitch), optimum fin pitch is obtain in the 32 nm FinFET. 
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Appendix 
Sentaurus input files for the 3D TCAD simulations 
A. Double gate SOI 32nm FinFET in Figure 2-1(a). 
 
nFinFET   
1. SET variables 
======================================================================== 
(sde:clear) 
(sdegeo:set-default-boolean "ABA") 
//Box region 
(define BOX_H 0.03) 
(define BOX_W 0.14) 
(define BOX_L 0.18) 
//FIN region 
(define Fin_H 0.050) 
(define Fin_W 0.010) 
(define Fin_L 0.096) 
//Oxide tunnel region 
(define Tox_H  Fin_H) 
(define Tox_W1 0.001) 
(define Tox_W2 0.001) 
(define Tox_L  0.032) 
//Poly region 
(define poly_W 0.023) 
//gate region 
(define offsetgate 0.005) 
(define gate_H Fin_H) 
(define gate_W 0.053) 
(define gate_L Tox_L) 
//Source/Drain region 
(define S_D_H Fin_H) 
(define S_D_W 0.04) 
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(define S_D_L 0.04) 
//S/D Electrode region 
(define Electrode_H 0.01) 
//Doping Const 
(define Na        1e19)     ;aceptor doping [cm-3]  Boron    (source, drain, Fin) 
(define Ngate     3e20)     ;poly gate  [cm-3] 
(define Nd_sd     2e24)     ;S/D donor doping [cm-3]    Arsenic 
(define Nd_Ex     2e24) 
//Variation parameter 
(define C_L_Eff 0.032) 
(define d_w 0.5) 
(define s_w 0.5) 
======================================================================== 
2. Contacts define 
======================================================================== 
//Contact definitions 
(sdegeo:define-contact-set "gate1"   (color:rgb 1 0 0 ) "//" ) 
(sdegeo:define-contact-set "gate2"   (color:rgb 1 0 0 ) ">>" ) 
(sdegeo:define-contact-set "source"   (color:rgb 1 0 0 ) "**" ) 
(sdegeo:define-contact-set "drain"   (color:rgb 1 0 0 ) "==" ) 
======================================================================== 
3. Creating Regions. 
======================================================================== 
//BOX 
(sdegeo:create-cuboid 
(position (* -0.5 BOX_L) (* -0.5 BOX_W) (* -1 BOX_H)) 
(position (*  0.5 BOX_L) (*  0.5 BOX_W) 0           ) "SiO2" "BoxOxide") 
//Fin_Around oxide 
(sdegeo:create-polygon (list (position (* 0.5 Tox_L) (+ (*  d_w Fin_W) Tox_W2)  0) (position (* -
0.5 Tox_L) (+ (*  s_w Fin_W) Tox_W2)  0) 
(position (* -0.5 Tox_L) (- (* (- s_w) Fin_W) Tox_W1)  0) (position (* 0.5 Tox_L) (- (* (- d_w) 
Fin_W) Tox_W1) 0) (position (* 0.5 Tox_L) (+ (*  d_w Fin_W) Tox_W2)  0))  "SiO2" "oxtunnel") 
(sdegeo:extrude (list (car (find-face-id (position 0 0 0) ))) (+ Fin_H Tox_H) 
//Fin  
(sdegeo:create-polygon (list (position (* 0.5 C_L_Eff) (* d_w Fin_W)  0) (position (* -0.5 C_L_Eff) 
(* s_w Fin_W)  0) 
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(position (* -0.5 C_L_Eff) (* (- s_w) Fin_W)  0) (position (* 0.5 C_L_Eff) (* (- d_w) Fin_W) 0) 
(position (* 0.5 C_L_Eff) (* d_w Fin_W)  0))  "Silicon" "Fin") 
(sdegeo:extrude (list (car (find-face-id (position 0 0 0) ))) Fin_H) 
//Fin_Ex1 
(sdegeo:create-cuboid 
(position (* -0.5 Fin_L) (* (- s_w) Fin_W)  0         ) 
(position (* -0.5 C_L_Eff) (*  s_w Fin_W)  Fin_H) "Silicon" "Fin_Ex1") 
//Fin_Ex2 
(sdegeo:create-cuboid 
(position (* 0.5 C_L_Eff) (* (- d_w) Fin_W)  0         ) 
(position (* 0.5 Fin_L) (*  d_w Fin_W)  Fin_H) "Silicon" "Fin_Ex2") 
(sdegeo:set-default-boolean "BAB") 
//gate1 
(define gate1A (sdegeo:create-cuboid 
(position (- (* -0.5 gate_L) 0.01) (* -1 poly_W)        0     ) 
(position (+ (*  0.5 gate_L) 0.01) (* -1 gate_W) gate_H) "PolySi" "Gate1A")) 
(sdegeo:define-3d-contact (list (car (find-face-id (position 0 (- (* -1 poly_W ) 0.01) gate_H)))) 
"gate1") 
(define gate1 (sdegeo:create-cuboid 
(position (* -0.5 gate_L) 0               0     ) 
(position (*  0.5 gate_L) (* -1 gate_W) gate_H) "PolySi" "Gate1")) 
(sdegeo:bool-unite (list gate1 gate1A)) 
//gate2 
(define gate2A (sdegeo:create-cuboid 
(position (- (* -0.5 gate_L) 0.01) poly_W        0     ) 
(position (+ (*  0.5 gate_L) 0.01) gate_W gate_H) "PolySi" "Gate2A")) 
(sdegeo:define-3d-contact (list (car (find-face-id (position 0 (+ poly_W 0.01) gate_H)))) "gate2") 
(define gate2 (sdegeo:create-cuboid 
(position (* -0.5 gate_L) 0               0     ) 
(position (*  0.5 gate_L) gate_W gate_H) "PolySi" "Gate2")) 
(sdegeo:bool-unite (list gate2 gate2A)) 
//Source 
(sdegeo:create-cuboid 
(position (* -0.5 Fin_L)           (* -0.5 S_D_W)  0    ) 
(position (- (* -0.5 Fin_L) S_D_L) (*  0.5 S_D_W)  S_D_H) "Silicon" "Source") 
//Drain 
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(sdegeo:create-cuboid 
(position (* 0.5 Fin_L)           (* -0.5 S_D_W)  0    ) 
(position (+ (* 0.5 Fin_L) S_D_L) (*  0.5 S_D_W)  S_D_H) "Silicon" "Drain") 
//Source contact set 
(define s_contact (sdegeo:create-cuboid 
(position (* -0.55 Fin_L)          (* -0.5 S_D_W)  S_D_H) 
(position (- (* -0.5 Fin_L) S_D_L) (*  0.5 S_D_W)  (+ S_D_H Electrode_H)) "Aliminum" 
"Source_M")) 
(sdegeo:delete-region (list s_contact)) 
(sdegeo:define-3d-contact (list (car (find-face-id (position (* -0.56 Fin_L) 0 S_D_H)))) "source") 
//Drain contact set 
(define d_contact (sdegeo:create-cuboid 
(position (* 0.55 Fin_L)          (*  -0.5 S_D_W)  S_D_H) 
(position (+ (* 0.5 Fin_L) S_D_L) (*   0.5 S_D_W)  (+ S_D_H Electrode_H)) "Aliminum" 
"Drain_M")) 
(sdegeo:delete-region (list d_contact)) 
(sdegeo:define-3d-contact (list (car (find-face-id (position (*  0.56 Fin_L) 0 S_D_H)))) "drain") 
======================================================================== 
4. Constant Doping 
======================================================================== 
//gate doping 
(sdedr:define-constant-profile "Const.Poly" "ArsenicActiveConcentration" Ngate) 
(sdedr:define-constant-profile-material "PlaceCD.Poly" "Const.Poly" "PolySi") 
//Silicon Acceptor doping 
(sdedr:define-constant-profile "Const.SD_acceptor" "BoronActiveConcentration" Na) 
(sdedr:define-constant-profile-material "PlaceCD.Substrate" "Const.SD_acceptor" "Silicon") 
(sdedr:define-constant-profile-region "PlaceCD.Substrate" "Const.SD_acceptor" "Fin") 
//S/D Donor doping 
(sdedr:define-constant-profile "Const.SD_donor" "ArsenicActiveConcentration" Nd_sd) 
(sdedr:define-constant-profile-region "PlaceCD.Source_d" "Const.SD_donor" "Source") 
(sdedr:define-constant-profile-region "PlaceCD.Drain_d" "Const.SD_donor" "Drain") 
//Fin_Ex1 doping 
(sdedr:define-constant-profile "Const.Fin_Ex1" "ArsenicActiveConcentration" Nd_Ex) 
(sdedr:define-constant-profile-region "PlaceCD.Fin_Ex1" "Const.Fin_Ex1" "Fin_Ex1") 
//Fin_Ex2 doping 
(sdedr:define-constant-profile "Const.Fin_Ex2" "ArsenicActiveConcentration" Nd_Ex) 
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(sdedr:define-constant-profile-region "PlaceCD.Fin_Ex2" "Const.Fin_Ex2" "Fin_Ex2") 
======================================================================== 
5. Mesh strategies 
======================================================================== 
mesh(all area) 
(sdedr:define-refeval-window "RefWin.Global" "Cuboid"  
    (position (* -0.5 BOX_L) (* -0.5 BOX_W) (* -1 BOX_H))  
    (position (*  0.5 BOX_L) (*  0.5 BOX_W) (+ Fin_H Tox_H))) 
(sdedr:define-refinement-size "RefDef.Global" 0.1 0.1 0.1 0.05 0.05 0.05 ) 
(sdedr:define-refinement-placement "Place.Global" "RefDef.Global" "RefWin.Global" ) 
//gate mesh 
(sdedr:define-refinement-size "RefDef.Poly" 0.05 0.05 0.1 0.05 0.05 0.05 ) 
(sdedr:define-refinement-material "Place.Poly" "RefDef.Poly" "PolySi" ) 
//S/D mesh 
(sdedr:define-refinement-size "RefDef.Poly" 0.05 0.05 0.1 0.05 0.05 0.01 ) 
(sdedr:define-refinement-material "Place.Poly" "RefDef.Poly" "Silicon" ) 
//Fin Extension mesh1 
(sdedr:define-refinement-size "RefDef.Fin_Ex1" 0.01 0.01 0.01 0.005 0.005 0.005 ) 
(sdedr:define-refinement-region "Place.Fin_Ex1" "RefDef.Fin_Ex1" "Fin_Ex1" ) 
//Fin Extension mesh2 
(sdedr:define-refinement-size "RefDef.Fin_Ex2" 0.01 0.01 0.01 0.005 0.005 0.005 ) 
(sdedr:define-refinement-region "Place.Fin_Ex2" "RefDef.Fin_Ex2" "Fin_Ex2" ) 
//Fin mesh 
(sdedr:define-refinement-size "RefDef.Fin" 0.005 0.005 0.005 0.001 0.001 0.001 ) 
(sdedr:define-refinement-region "Place.Fin" "RefDef.Fin" "Fin") 
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B. Three-fin single gate SOI 32nm FinFET in Figure 3-1. 
 
nFinFET  
======================================================================== 
1. SET variables 
======================================================================== 
(sde:clear) 
(sdegeo:set-default-boolean "ABA") 
//Box region 
(define BOX_H 0.03) 
(define BOX_W 0.28) 
(define BOX_L 0.18) 
//FIN region 
(define Fin_H 0.050) 
(define Fin_W 0.020) 
(define Fin_L 0.096) 
//Oxide tunnel region 
(define Tox_H  0.001) 
(define Tox_W1 0.001) 
(define Tox_W2 0.001) 
(define Tox_L  0.032) 
//Poly region 
(define poly_W 0.11) 
//gate region 
(define offsetgate 0.005) 
(define gate_H 0.070) 
(define gate_W 0.14) 
(define gate_L Tox_L) 
//Source/Drain region 
(define S_D_H Fin_H) 
(define S_D_W 0.24) 
(define S_D_L 0.04) 
(define C_D_W 0.02) 
//S/D Electrode region 
(define Electrode_H 0.01) 
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//Doping Const 
(define Na        5e18)     ;aceptor doping [cm-3]  Boron    (source, drain, Fin) 
(define Ngate     3e20)     ;poly gate doping [cm-3] 
(define Nd_sd     2e24)     ;source/drain donor doping [cm-3]    Arsenic 
(define Nd_Ex     2e24) 
(define C_L_Eff 0.032) 
//Fin Pitch 
(define FP (+ 0.02 0.05)) 
(define SP 0) 
(define TP (+ 0.02 0.05)) 
======================================================================== 
2. Contacts define 
======================================================================== 
//Contact definitions 
(sdegeo:define-contact-set "gate"   (color:rgb 1 0 0 ) "<><>" ) 
(sdegeo:define-contact-set "fsource"   (color:rgb 1 0 0 ) "|#" ) 
(sdegeo:define-contact-set "msource"   (color:rgb 1 0 0 ) "|#" ) 
(sdegeo:define-contact-set "tsource"   (color:rgb 1 0 0 ) "##" ) 
(sdegeo:define-contact-set "source"   (color:rgb 1 0 0 ) "##" ) 
(sdegeo:define-contact-set "fdrain"   (color:rgb 1 0 0 ) "=/" ) 
(sdegeo:define-contact-set "mdrain"   (color:rgb 1 0 0 ) "/=" ) 
(sdegeo:define-contact-set "tdrain"   (color:rgb 1 0 0 ) "==" ) 
(sdegeo:define-contact-set "drain"   (color:rgb 1 0 0 ) "==" ) 
======================================================================== 
3. Creating Regions. 
======================================================================== 
//BOX 
(sdegeo:create-cuboid 
(position (* -0.5 BOX_L) (* -0.5 BOX_W) (* -1 BOX_H)) 
(position (*  0.5 BOX_L) (*  0.5 BOX_W) 0           ) "SiO2" "BoxOxide") 
//Fin_Around oxide1 
(sdegeo:create-cuboid 
(position (* -0.5 Tox_L) (- (+ (* -0.5 Fin_W) FP) Tox_W1) 0    ) 
(position (*  0.5 Tox_L) (+ (+ (*  0.5 Fin_W) FP) Tox_W2) (+ Fin_H Tox_H)) "SiO2" "oxtunnel") 
//Fin_Ex1 
(sdegeo:create-cuboid 
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(position (* -0.5 Fin_L) (+ (* -0.5 Fin_W) FP)  0         ) 
(position (*  0.5 Fin_L) (+ (*  0.5 Fin_W) FP) Fin_H) "Silicon" "Fin_Ex1") 
//Fin1  
(sdegeo:create-cuboid 
(position (* -0.5 C_L_Eff) (+ (* -0.5 Fin_W) FP)  0    ) 
(position (*  0.5 C_L_Eff) (+ (*  0.5 Fin_W) FP) Fin_H)  "Silicon" "Fin1") 
//Fin_Around oxide2 
(sdegeo:create-cuboid 
(position (* -0.5 Tox_L) (- (- (* -0.5 Fin_W) SP) Tox_W1) 0    ) 
(position (*  0.5 Tox_L) (+ (- (*  0.5 Fin_W) SP) Tox_W2) (+ Fin_H Tox_H)) "SiO2" "oxtunnel") 
//Fin_Ex2 
(sdegeo:create-cuboid 
(position (* -0.5 Fin_L) (- (* -0.5 Fin_W) SP)  0         ) 
(position (*  0.5 Fin_L) (- (*  0.5 Fin_W) SP) Fin_H) "Silicon" "Fin_Ex2") 
//Fin2  
(sdegeo:create-cuboid 
(position (* -0.5 C_L_Eff) (- (* -0.5 Fin_W) SP)  0    ) 
(position (*  0.5 C_L_Eff) (- (*  0.5 Fin_W) SP) Fin_H)  "Silicon" "Fin2") 
//Fin_Around oxide3 
(sdegeo:create-cuboid 
(position (* -0.5 Tox_L) (- (- (* -0.5 Fin_W) TP) Tox_W1) 0    ) 
(position (*  0.5 Tox_L) (+ (- (*  0.5 Fin_W) TP) Tox_W2) (+ Fin_H Tox_H)) "SiO2" "oxtunnel") 
//Fin_Ex3 
(sdegeo:create-cuboid 
(position (* -0.5 Fin_L) (- (* -0.5 Fin_W) TP)  0         ) 
(position (*  0.5 Fin_L) (- (*  0.5 Fin_W) TP) Fin_H) "Silicon" "Fin_Ex3") 
//Fin3  
(sdegeo:create-cuboid 
(position (* -0.5 C_L_Eff) (- (* -0.5 Fin_W) TP)  0    ) 
(position (*  0.5 C_L_Eff) (- (*  0.5 Fin_W) TP) Fin_H)  "Silicon" "Fin3") 
(sdegeo:set-default-boolean "BAB") 
//Gate 
(define gate (sdegeo:create-cuboid 
(position (* -0.5 gate_L) (* -1 gate_W)     0     ) 
(position (*  0.5 gate_L) gate_W gate_H) "PolySi" "Gate")) 
(sdegeo:define-3d-contact (list (car (find-face-id (position 0 (+ poly_W 0.01) gate_H)))) "gate") 
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//Source 
(sdegeo:create-cuboid 
(position (* -0.5 Fin_L)            (* -0.5 S_D_W)  0 ) 
(position (- (* -0.5 Fin_L) S_D_L) (*  0.5 S_D_W)  S_D_H) "Silicon" "Source") 
//Drain 
(sdegeo:create-cuboid 
(position (* 0.5 Fin_L)           (* -0.5 S_D_W)  0 ) 
(position (+ (* 0.5 Fin_L) S_D_L) (*  0.5 S_D_W)  S_D_H) "Silicon" "Drain") 
//Source contact set 
(define fs_contact (sdegeo:create-cuboid 
(position -0.016        (+ (*  -0.5 C_D_W) FP)  S_D_H) 
(position -0.048 (+ (*  0.5 C_D_W) FP) (+ S_D_H Electrode_H)) "Aliminum" "Source_M")) 
(sdegeo:delete-region (list fs_contact)) 
(sdegeo:define-3d-contact (list (car (find-face-id (position -0.032 FP S_D_H)))) "fsource") 
(define ms_contact (sdegeo:create-cuboid 
(position -0.016          (- (*  -0.5 C_D_W) SP)  S_D_H) 
(position -0.048  (- (*  0.5 C_D_W) SP) (+ S_D_H Electrode_H)) "Aliminum" "Source_M")) 
(sdegeo:delete-region (list ms_contact)) 
(sdegeo:define-3d-contact (list (car (find-face-id (position -0.032 (- SP) S_D_H)))) "msource") 
(define ts_contact (sdegeo:create-cuboid 
(position -0.016          (- (*  -0.5 C_D_W) TP)  S_D_H) 
(position -0.048 (- (*  0.5 C_D_W) TP) (+ S_D_H Electrode_H)) "Aliminum" "Source_M")) 
(sdegeo:delete-region (list ts_contact)) 
(sdegeo:define-3d-contact (list (car (find-face-id (position -0.032 (- TP) S_D_H)))) "tsource") 
(define s_contact (sdegeo:create-cuboid 
(position (* -0.55 Fin_L)          (* -0.5 S_D_W)   S_D_H) 
(position (- (* -0.5 Fin_L) S_D_L) (*  0.5 S_D_W)  (+ S_D_H Electrode_H)) "Aliminum" 
"Source_M")) 
(sdegeo:delete-region (list s_contact)) 
(sdegeo:define-3d-contact (list (car (find-face-id (position (* -0.56 Fin_L) 0 S_D_H)))) "source") 
//Drain contact set 
(define fd_contact (sdegeo:create-cuboid 
(position 0.016          (+ (* -0.5 C_D_W) FP)  S_D_H) 
(position 0.048 (+ (* 0.5 C_D_W) FP) (+ S_D_H Electrode_H)) "Aliminum" "Drain_M")) 
(sdegeo:delete-region (list fd_contact)) 
(sdegeo:define-3d-contact (list (car (find-face-id (position 0.032 FP S_D_H)))) "fdrain") 
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(define d_contact (sdegeo:create-cuboid 
(position 0.016          (- (* -0.5 C_D_W) SP)  S_D_H) 
(position 0.048 (- (* 0.5 C_D_W) SP) (+ S_D_H Electrode_H)) "Aliminum" "Drain_M")) 
(sdegeo:delete-region (list d_contact)) 
(sdegeo:define-3d-contact (list (car (find-face-id (position 0.032 (- SP) S_D_H)))) "mdrain") 
(define td_contact (sdegeo:create-cuboid 
(position 0.016          (- (* -0.5 C_D_W) TP)  S_D_H) 
(position 0.048 (- (* 0.5 C_D_W) TP) (+ S_D_H Electrode_H)) "Aliminum" "Drain_M")) 
(sdegeo:delete-region (list td_contact)) 
(sdegeo:define-3d-contact (list (car (find-face-id (position 0.032 (- TP) S_D_H)))) "tdrain") 
(define d_contact (sdegeo:create-cuboid 
(position (* 0.55 Fin_L)          (* -0.5 S_D_W)   S_D_H) 
(position (+ (* 0.5 Fin_L) S_D_L) (* 0.5 S_D_W)  (+ S_D_H Electrode_H)) "Aliminum" 
"Drain_M")) 
(sdegeo:delete-region (list d_contact)) 
(sdegeo:define-3d-contact (list (car (find-face-id (position (*  0.56 Fin_L) 0 S_D_H)))) "drain") 
======================================================================== 
4. Constant Doping 
======================================================================== 
//Gate doping 
(sdedr:define-constant-profile "Const.Poly" "ArsenicActiveConcentration" Ngate) 
(sdedr:define-constant-profile-material "PlaceCD.Poly" "Const.Poly" "PolySi") 
//Silicon Acceptor doping 
(sdedr:define-constant-profile "Const.SD_acceptor" "BoronActiveConcentration" Na) 
(sdedr:define-constant-profile-material "PlaceCD.Substrate" "Const.SD_acceptor" "Silicon") 
(sdedr:define-constant-profile "Const.Fin1" "BoronActiveConcentration" Na) 
(sdedr:define-constant-profile-region "PlaceCD.Fin1" "Const.Fin1" "Fin1") 
(sdedr:define-constant-profile "Const.Fin2" "BoronActiveConcentration" Na) 
(sdedr:define-constant-profile-region "PlaceCD.Fin2" "Const.Fin2" "Fin2") 
(sdedr:define-constant-profile "Const.Fin3" "BoronActiveConcentration" Na) 
(sdedr:define-constant-profile-region "PlaceCD.Fin3" "Const.Fin3" "Fin3") 
//S/D Donor doping 
(sdedr:define-constant-profile "Const.SD_donor" "ArsenicActiveConcentration" Nd_sd) 
(sdedr:define-constant-profile-region "PlaceCD.Source_d" "Const.SD_donor" "Source") 
(sdedr:define-constant-profile-region "PlaceCD.Drain_d" "Const.SD_donor" "Drain") 
//Fin_Ex doping 
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(sdedr:define-constant-profile "Const.Fin_Ex1" "ArsenicActiveConcentration" Nd_Ex) 
(sdedr:define-constant-profile-region "PlaceCD.Fin_Ex1" "Const.Fin_Ex1" "Fin_Ex1") 
(sdedr:define-constant-profile "Const.Fin_Ex2" "ArsenicActiveConcentration" Nd_Ex) 
(sdedr:define-constant-profile-region "PlaceCD.Fin_Ex2" "Const.Fin_Ex2" "Fin_Ex2") 
(sdedr:define-constant-profile "Const.Fin_Ex3" "ArsenicActiveConcentration" Nd_Ex) 
(sdedr:define-constant-profile-region "PlaceCD.Fin_Ex3" "Const.Fin_Ex3" "Fin_Ex3") 
======================================================================== 
5. Mesh strategies 
======================================================================== 
//mesh(all area) 
(sdedr:define-refeval-window "RefWin.Global" "Cuboid"  
    (position (* -0.5 BOX_L) (* -0.5 BOX_W) (* -1 BOX_H))  
    (position (*  0.5 BOX_L) (*  0.5 BOX_W) (+ Fin_H Tox_H))) 
(sdedr:define-refinement-size "RefDef.Global" 0.1 0.1 0.1 0.05 0.05 0.05 ) 
(sdedr:define-refinement-placement "Place.Global" "RefDef.Global" "RefWin.Global" ) 
//Gate mesh 
(sdedr:define-refinement-size "RefDef.Poly" 0.05 0.05 0.1 0.05 0.05 0.05 ) 
(sdedr:define-refinement-material "Place.Poly" "RefDef.Poly" "PolySi" ) 
//S/D mesh 
(sdedr:define-refinement-size "RefDef.Poly" 0.05 0.05 0.1 0.05 0.05 0.01 ) 
(sdedr:define-refinement-material "Place.Poly" "RefDef.Poly" "Silicon" ) 
//Fin1 Extension mesh 
(sdedr:define-refinement-size "RefDef.Fin_Ex1" 0.05 0.05 0.05 0.01 0.01 0.01 ) 
(sdedr:define-refinement-region "Place.Fin_Ex1" "RefDef.Fin_Ex1" "Fin_Ex1" ) 
//Fin2 Extension mesh 
(sdedr:define-refinement-size "RefDef.Fin_Ex2" 0.05 0.05 0.05 0.01 0.01 0.01 ) 
(sdedr:define-refinement-region "Place.Fin_Ex2" "RefDef.Fin_Ex2" "Fin_Ex2" ) 
//Fin3 Extension mesh 
(sdedr:define-refinement-size "RefDef.Fin_Ex3" 0.05 0.05 0.05 0.01 0.01 0.01 ) 
(sdedr:define-refinement-region "Place.Fin_Ex3" "RefDef.Fin_Ex3" "Fin_Ex3" ) 
//Fin1 mesh 
(sdedr:define-refinement-size "RefDef.Fin1" 0.01 0.01 0.01 0.005 0.005 0.005 ) 
(sdedr:define-refinement-region "Place.Fin1" "RefDef.Fin1" "Fin1") 
//Fin2 mesh 
(sdedr:define-refinement-size "RefDef.Fin2" 0.01 0.01 0.01 0.005 0.005 0.005 ) 
(sdedr:define-refinement-region "Place.Fin2" "RefDef.Fin2" "Fin2") 
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//Fin3 mesh 
(sdedr:define-refinement-size "RefDef.Fin3" 0.01 0.01 0.01 0.005 0.005 0.005 ) 
(sdedr:define-refinement-region "Place.Fin3" "RefDef.Fin3" "Fin3") 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
49 
REFERENCE 
1. Kim, Y. 2010, ‘Challenges for Nanoscale MOSFETs and Emerging Nanoelectronics’, Trans. 
Electrical and Electronic Mater., vol. 11, no. 1, June, pp. 93-105. 
2. International Technology Roadmap for Semiconductor, San Jose, CA. [Online], Available: 
http://www.itrs.net/Links/2011ITRS/Home2011.htm 
3. Huang, Y. X., et al. 1999, ‘Sub 50-nm FinFET: PMOS’, in IEDM, pp. 67–70. 
4. Subramanian, V., et al. 2010, ‘Identifying the bottlenecks to the RF performance of FinFETs’, 
in International Conference on VLSI Design, pp.111-116. 
5. He, F., et al. 2010, ‘FinFET: From compact modeling to circuit performance’, in IEEE 
International EDSSC, Dec. pp. 1-6. 
6. Iwai, H. 2006, ‘Future of nano-CMOS technology and its production’, in IPFA Keynote 
Address, July, pp. 1-2. 
7. Kedzierski, J., Ieong, M. and Kanarsky, T. 2004, ‘Fabrication of metal gated FinFETs through 
complete gate silicidation with Ni’, IEEE Trans. Electron Devices, vol. 51, no. 12, Dec. pp. 
2115–2120.  
8. Nowak, E. J., et al. 2004, ‘Turning silicon on its edge double gate CMOS/FinFET technology’, 
IEEE Circuits Devices Mag., vol. 20, no. 1, Jan. pp. 20–31.  
9. Swahn, B., Hassoun, S., 2006, ‘Gate sizing: FinFETs vs 32nm bulk MOSFETs’, in ACM/IEEE 
DAC, pp. 528–531. 
10. Baravelli, E., et al. 2007, ‘Impact of line-edge roughness on FinFET matching performance’, 
IEEE Trans. Electron Devices, vol. 54, no. 9, Sept. pp. 2466–2474.  
11. Gu, J., et al. 2006, ‘Width quantization aware FinFET circuit design’, in CICC, Sept. pp. 337-
341. 
12. Kedzierski, J., et al. 2001, ‘High performance symmetric-gate and CMOS compatible Vt 
asymmetric-gate FinFET devices’, in Proceedings of IEDM, Dec. pp. 437-440.  
13. Woo, D.S., et al. 2002, ‘Electrical characteristics of FinFET with vertically nonuniform 
source/drain profile’, IEEE Trans. Nanotech, vol. 1, no. 4, , Dec. pp. 233-237. 
14. Bansal, A., Paul, B.C. and Roy, K. 2005, ‘Modeling and optimization of fringe capacitance of 
nanoscale DGMOS devices’, IEEE Trans. Electron Devices, vol. 52, no. 2, Feb. pp. 256-262. 
15. Shrivastava, R., Fitzpatrick, K. 1992, ‘A simple model for the overlap capacitance of a VLSI 
MOS device’, IEEE Trans. Electron Devices, vol. 29, Dec. pp. 1870-1875. 
16. Sohn, C.W., et al. 2012, ‘Comparative sturdy of geometry-dependent capacitances of planar 
FETs and double-gate FinFETs: optimization and process variation’, in VLSI-TSA symposium, 
April, pp.1-2. 
17. Lederer, D., Parvais, B. and Mercha, A. 2006, ‘Dependence of FinFET RF performance on fin 
width’, in Topical meeting SMIC in RF Systems, Jan. pp. 8-11. 
50 
18. Wang, X., et al. 2007, ‘Simulation study of multiple FIN FinFET design for 32nm technology 
node and beyond’, SISPAD, vol. 12, Sept. pp. 125-128. 
19. Lacord, J., Ghibaudo, G. and Boeuf F. 2012, ‘Comprehensive and accurate parasitic 
capacitance models for two- and three-dimensional CMOS device structures’, IEEE Trans. 
Electron Devices, vol. 59, no. 5, May, pp. 1332-1344. 
20. Dixit, A., et al. 2009, ‘Measurement and analysis of parasitic capacitance in FinFETs with 
high-k dielectrics and metal- gate stack’, in International Conference on VLSI Design, Jan. pp. 
253-258. 
21. Sentaurus TCAD, ver. F-2011.09. [Online], Available: http://www.synopsys.com 
22. Assaderaghi, F. 1994, ‘A dynamic threshold voltage MOSFET (DTMOS) for very low voltage 
operation’, IEEE Electron Device Lett., vol. 15, no. 12, Dec. pp. 510-512.   
23. Chen, M.J., et al. 1996, ‘Back-gate forward bias method for low-voltage CMOS digital circuits’, 
IEEE Trans. Electron Devices, vol. 43, no. 6, Jun. pp. 904-910. 
24. Xiong, S., Broker, J. 2003, ‘Sensitivity of double-gate and FinFET devices to process 
variations’, IEEE Trans. Electron Devices, vol. 50, no. 11, Nov. pp. 2255-2261. 
25. Giacomini, R., Martina, JA. 2008, ‘Trapezoidal Cross-Sectional Influence on FinFET 
Threshold Voltage and Corner Effects’, Journal of ECS, vol. 155, no. 04, pp. 213-217. 
26. Baravelli, E., et al. 2009, ‘Fin shape fluctuations in FinFET: Correlation to electrical variability 
and impact on 6-T SRAM noise margins’, Solid State Electron., vol. 53, no. 9, Sept. pp. 1303–
1312. 
27. Pei, G., et al. 2002, ‘FinFET design considerations based on 3-D simulation and analytical 
modeling’, IEEE Trans. Electron Devices, vol. 49, no. 08, Aug. pp. 1411-1419. 
28. Parvais, B., et al. 2007, ‘Analysis of the FinFET parasitics for improved RF performances’, 
IEEE SOI Conference, Oct. pp. 37-38. 
29. Kranti, A., Raskin, J.-P. and Armstrong, G.A. 2008, ‘Optimizing FinFET geometry and 
parasitic for RF applications’, IEEE SOI Conference, Oct. pp. 123-124. 
30. Wong, H., et al. 1994, ‘Design and performance considerations for sub-0.1 μm double-gat
e SOI MOSFET's’, in IEDM, pp. 747-750. 
31. BSIM FinFET models. [Online], Available: http://ptm.asu.edu 
32. Roy, K., Mukhopadhyay, S. and Mahmoodi-Meimand, H. 2003, ‘Leakage current mechanis
ms and leakage reduction techniques in deep-sub micrometer CMOS circuits’, in IEEE 
Proceedings, pp.305–327. 
33. Muller, R. S., Kamins, T. I. 1986, Device Electronics for Integrated Circuits. 2nd ed. Hoboken, 
NJ: Wiley pp. 442-443. 
34. Choi, B.-K., et al. 2007, ‘Threshold-voltage modeling of body-tied FinFETs (bulk FinFETs)’, 
IEEE Trans. Electron Devices, vol. 54, no. 3, Sept. pp. 537–545.  
51 
35. H, C. 2009, Modern Semiconductor Devices for Integrated Circuits. 1st ed. Prentice Hall, pp. 
211-212. 
36. A. Muttreja, N. Agarwal, and N. K. Jha, “CMOS logic design with independent-gate FinFETs,” 
in International conference Computer Design Proceedings, 2007, pp. 560-567 
37. Synopsys HSPICE, ver. F-2011.09. [Online], Available: http://www.synopsys.com 
38. Collaert, N., et al. 2004, ‘A functional 41-stage ring oscillator using scaled FinFET devices 
with 25-nm gate lengths and 10-nm fin widths applicable for the 45-nm CMOS node’, IEEE 
Trans. Electron Devices, vol. 25, no. 8, Sept. pp. 568–570.  
39. Wang, F., et al. 2006, ‘Dependability Analysis of Nano-scale FinFET circuits’, in IEEE CSAS, 
pp. 399-404. 
40. Tang, S., et al. 2001, ‘FinFET-A quasi planar double-gate MOSFET’, in IEEE ISSCC, pp. 118-
119. 
41. Alioto, M. 2011, ‘Comparative evaluation of layout density in 3T, 4T, and MT FinFET 
standard cells’, IEEE Trans. VLSI Systems, vol. 19, no. 5, Mat, pp. 751-763. 
42. Fasarakis, N., et al. 2012, ‘Compact capacitance model of undoped or lightly doped ultra-scaled 
triple-gate FinFETs’, IEEE Trans. Electron Devices, vol. 59, no. 12, Dec. pp. 3306-3312. 
 
 
 
 
 
 
 
 
 
 
 
 
 
52 
Acknowledgement 
 
I would like to express my deepest appreciation to all those who provided me the possibility to 
complete this thesis. A special gratitude I give to my supervisor, Prof. Youngmin Kim, who 
contribution in stimulating supports and encouragement, helped me to develop my research. 
Furthermore I would also like to acknowledge with much appreciation to Prof. Jingook Kim and 
Prof. Ki Jin Han for giving advice about my research as a committee. I would like to thank to 
Myunghwan Ryu, Yesung Kang their assistance and advice. 
A special thanks goes to my lab members, Nano Automation Design Laboratory people. They help 
to me to give idea and advice for my research.  
I would like to thank my parents giving the most support to my study. 
  
53 
 
